Notice of References Cited

Application/Control No.

10/040,963

Examiner

Vuthe Siek

Applicant(s)/Patent Under
Reexamination
TEIG ET AL.

Art Unit
Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			·
	В	US-			
	С	US-			-
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	S					
	Т					

NON-PATENT DOCUMENTS

	11011 / / / / / / / / / / / / / / / / /						
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
	U	DEGUCHI et al., "TIMING-DRIVEN HIERARCHICAL GLOBAL ROUTING WITH WIRE-SIZING AND BUFFER-INSERTION FOR VLSI WITH MULTI-ROUTING-LAYER," IEEE, Jan 28, 2000, pp. 99-104.					
	V	Das et al., "CHANNEL ROUTING IN MANHATTAN-DIAGONAL MODEL," IEEE, JAN 1996, PP. 43-48.					
	w						
	х						

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.